Search results
Meeting FMAX Targets. Achieving your FMAX target in a high-speed design is one of the most challenging phases of the hardware design cycle. Vivado brings unique features such as Report QoR Assessment (RQA), Report QoR Suggestions (RQS) and Intelligent Design Runs (IDR) –these features help you close timing.
AMD Zynq™ UltraScale+™ MPSoC devices provide 64-bit processor scalability while combining real-time control with soft and hard engines for graphics, video, waveform, and packet processing. Built on a common real-time processor and programmable logic equipped platform, three distinct variants include dual application processor (CG) devices ...
The AMD Vitis™ software platform is a development environment for developing designs that includes FPGA fabric, Arm® processor subsystems, and AI Engines. The Vitis tools work in conjunction with AMD Vivado™ ML Design Suite to provide a higher level of abstraction for design development. The Vitis software platform includes the following ...
Xilinx (now a part of AMD) is the inventor of the FPGA, programmable SoCs, and now, the ACAP & delivers the most dynamic processing technology in the industry.
Find Your Board. Board & Kit Accessories. Subscribe to the latest news from AMD. From concept to product production, AMD FPGA and SoC boards, kits, and modules, provide you with an out-of-the box hardware platform to both speed your development time and enhance your productivity.
ISE™ design suite supports the Spartan™ 6, Virtex™ 6, and CoolRunner™ devices, as well as their previous generation families. ISE design suite runs on Windows 10 and Linux operating systems, click here for OS support details. AMD recommends Vivado™ ML for new design starts with Virtex™ 7, Kintex™ 7, Artix™ 7, and Zynq™ 7000.
System-on-Modules (SOMs) are small embedded boards about the size of a credit card that include an SoC (such as a microprocessor, GPU, or FPGA), memory, power management, and other supporting circuitry. SOMs abstract the hardware so developers can accelerate a streamlined design process at the board level instead of the chip level.
